PIC18C658T-I/L【PDF 44/246 页】IC MCU OTP 16KX16 CAN 68PLCC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3891

40页 41页 42页 43页 [44页]45页 46页 47页 48页

PIC18CXX8

DS30475A-page 138

Advanced Information

2000 Microchip Technology Inc.

REGISTER 15-2:

SSPCON1 REGISTER

R/W-0

WCOL

SSPOV

SSPEN

CKP

SSPM3

SSPM2

SSPM1

SSPM0

bit 7

bit 0

bit 7

WCOL: Write Collision Detect bit

Master mode:

= A write to the SSPBUF register was attempted while the I2C conditions were not valid for a

transmission to be started

= No collision

Slave mode:

= The SSPBUF register is written while it is still transmitting the previous word (must be

cleared in software)

= No collision

bit 6

SSPOV: Receive Overflow Indicator bit

In SPI mode:

= A new byte is received while the SSPBUF register is still holding the previous data. In case

of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave

mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting

overflow. In Master mode, the overflow bit is not set since each new reception (and

transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software.)

= No overflow

In I2C mode:

= A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a

"don’t care" in Transmit mode. (Must be cleared in software.)

= No overflow

bit 5

SSPEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output.

In SPI mode:

= Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port

pins

= Disables serial port and configures these pins as I/O port pins

In I2C mode:

= Enables the serial port and configures the SDA and SCL pins as the source of the serial

port pins

= Disables serial port and configures these pins as I/O port pins

bit 4

CKP: Clock Polarity Select bit

In SPI mode:

= Idle state for clock is a high level

= Idle state for clock is a low level

In I2C Slave mode:

SCK release control

= Enable clock

= Holds clock low (clock stretch). (Used to ensure data setup time.)

In I2C Master mode

Unused in this mode

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式